Regviz

stm32 /stm32n6 /STM32N645 /GPIOP /GPIOP_DELAYRH

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIOP_DELAYRH

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/GPIOP/GPIOP_DELAYRH#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DELAY80DELAY90DELAY100DELAY110DELAY120DELAY130DELAY140DELAY15

Description

GPIO port P delay high register

Fields

DELAY8

Port x I/O pin y delay setup
DELAY9

Port x I/O pin y delay setup
DELAY10

Port x I/O pin y delay setup
DELAY11

Port x I/O pin y delay setup
DELAY12

Port x I/O pin y delay setup
DELAY13

Port x I/O pin y delay setup
DELAY14

Port x I/O pin y delay setup
DELAY15

Port x I/O pin y delay setup

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32