Regviz

stm32 /stm32n6 /STM32N645 /MDF1 /MDF_DFLT0INTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MDF_DFLT0INTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/MDF1/MDF_DFLT0INTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)INTDIV 0 (B_0x0)INTVAL

INTDIV=B_0x0, INTVAL=B_0x0

Description

MDF integrator configuration register 0

Fields

INTDIV

Integrator output division

0 (B_0x0): The integrator data outputs are divided by 128 (default value).

1 (B_0x1): The integrator data outputs are divided by 32.

2 (B_0x2): The integrator data outputs are divided by 4.

3 (B_0x3): The integrator data outputs are not divided.
INTVAL

Integration value selection

0 (B_0x0): The integration value is 1, meaning bypass mode (default after reset).

1 (B_0x1): The integration value is 2.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32