Regviz

stm32 /stm32n6 /STM32N645 /MDF1 /MDF_DLY2CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MDF_DLY2CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/MDF1/MDF_DLY2CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)SKPDLY0 (B_0x0)SKPBF

SKPBF=B_0x0, SKPDLY=B_0x0

Description

MDF delay control register 2

Fields

SKPDLY

Delay to apply to a bitstream

0 (B_0x0): No input sample skipped

1 (B_0x1): 1 input sample skipped
SKPBF

Skip busy flag

0 (B_0x0): MDF ready to accept a new value into SKPDLY[6:0]

1 (B_0x1): Last valid SKPDLY[6:0] still under processing

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32