Regviz

stm32 /stm32n6 /STM32N645 /OTG1 /OTG_DOEPCTL8_ALTERNATE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_DOEPCTL8_ALTERNATE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/OTG1/OTG_DOEPCTL8_ALTERNATE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0MPSIZ0 (USBAEP)USBAEP 0 (B_0x0)EONUM 0 (B_0x0)NAKSTS 0 (B_0x0)EPTYP 0 (SNPM)SNPM 0 (STALL)STALL 0 (CNAK)CNAK 0 (SNAK)SNAK 0 (SEVNFRM)SEVNFRM 0 (SODDFRM)SODDFRM 0 (EPDIS)EPDIS 0 (EPENA)EPENA

EONUM=B_0x0, EPTYP=B_0x0, NAKSTS=B_0x0

Description

OTG device OUT endpoint 8 control register [alternate]

Fields

MPSIZ

Maximum packet size
USBAEP

USB active endpoint
EONUM

Even/odd frame

0 (B_0x0): Even frame

1 (B_0x1): Odd frame
NAKSTS

NAK status

0 (B_0x0): The core is transmitting non-NAK handshakes based on the FIFO status.

1 (B_0x1): The core is transmitting NAK handshakes on this endpoint.
EPTYP

Endpoint type

0 (B_0x0): Control

1 (B_0x1): Isochronous

2 (B_0x2): Bulk

3 (B_0x3): Interrupt
SNPM

Snoop mode
STALL

STALL handshake
CNAK

Clear NAK
SNAK

Set NAK
SEVNFRM

Set even frame
SODDFRM

Set odd frame
EPDIS

Endpoint disable
EPENA

Endpoint enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32