TSDPS=B_0x0, PHYLPC=B_0x0, FHMOD=B_0x0, FDMOD=B_0x0
OTG USB configuration register
| TOCAL | FS timeout calibration  |  
| TRDT | USB turnaround time  |  
| PHYLPC | PHY Low-power clock select 0 (B_0x0): 480 MHz internal PLL clock 1 (B_0x1): 48 MHz external clock  |  
| TSDPS | TermSel DLine pulsing selection 0 (B_0x0): Data line pulsing using utmi_txvalid (default) 1 (B_0x1): Data line pulsing using utmi_termsel  |  
| FHMOD | Force host mode 0 (B_0x0): Normal mode 1 (B_0x1): Force host mode  |  
| FDMOD | Force device mode 0 (B_0x0): Normal mode 1 (B_0x1): Force device mode  |