OTG_HCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_HCFG

OTG host configuration register

FSLSPCS	FS/LS PHY clock select 1 (B_0x1_FS_HOST_MODE): PHY clock is running at 48 MHz 2 (B_0x2_LS_HOST_MODE): Select 6 MHz PHY clock frequency
FSLSS	FS- and LS-only support

()