Regviz

stm32 /stm32n6 /STM32N645 /OTG1 /OTG_HPTXSTS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OTG_HPTXSTS

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/OTG1/OTG_HPTXSTS#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)PTXFSAVL0 (B_0x0)PTXQSAV0PTXQTOP

PTXFSAVL=B_0x0, PTXQSAV=B_0x0

Description

OTG_Host periodic transmit FIFO/queue status register

Fields

PTXFSAVL

Periodic transmit data FIFO space available

0 (B_0x0): Periodic Tx FIFO is full

1 (B_0x1): 1 word available
PTXQSAV

Periodic transmit request queue space available

0 (B_0x0): Periodic transmit request queue is full

1 (B_0x1): 1 location available
PTXQTOP

Top of the periodic transmit request queue

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32