stm32 /stm32n6 /STM32N645 /PWR /PWR_BDCR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWR_BDCR1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)MONEN 0 (B_0x0)VBATL 0 (B_0x0)VBATH 0 (B_0x0)TEMPL 0 (B_0x0)TEMPH

TEMPH=B_0x0, TEMPL=B_0x0, VBATL=B_0x0, VBATH=B_0x0, MONEN=B_0x0

Description

PWR backup domain control register 1

Fields

MONEN

V less than sub>BAT less than /sub> and temperature monitoring enable

0 (B_0x0): V less than sub>BAT less than /sub> and temperature monitoring disabled

1 (B_0x1): V less than sub>BAT less than /sub> and temperature monitoring enabled

VBATL

V less than sub>BAT less than /sub> level monitoring versus low threshold

0 (B_0x0): V less than sub>BAT less than /sub> level above low threshold level

1 (B_0x1): V less than sub>BAT less than /sub> level equal or below low threshold level

VBATH

V less than sub>BAT less than /sub> level monitoring versus high threshold

0 (B_0x0): V less than sub>BAT less than /sub> level below high threshold level.

1 (B_0x1): V less than sub>BAT less than /sub> level equal or above high threshold level

TEMPL

Temperature level monitoring versus low threshold

0 (B_0x0): Temperature above low threshold level

1 (B_0x1): Temperature equal or below low threshold level

TEMPH

Temperature level monitoring versus high threshold

0 (B_0x0): Temperature below high threshold level

1 (B_0x1): Temperature equal or above high threshold level

Links

()