Regviz

stm32 /stm32n6 /STM32N645 /PWR /PWR_SVMCR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWR_SVMCR3

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/PWR/PWR_SVMCR3#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)VDDIO2VMEN 0 (B_0x0)VDDIO3VMEN 0 (B_0x0)USB33VMEN 0 (B_0x0)AVMEN 0 (B_0x0)VDDIO2SV 0 (B_0x0)VDDIO3SV 0 (B_0x0)USB33SV 0 (B_0x0)ASV 0 (B_0x0)VDDIO2RDY 0 (B_0x0)VDDIO3RDY 0 (B_0x0)USB33RDY 0 (B_0x0)ARDY 0 (B_0x0)VDDIOVRSEL 0 (B_0x0)VDDIO2VRSEL 0 (B_0x0)VDDIO3VRSEL

ARDY=B_0x0, VDDIO3VRSEL=B_0x0, ASV=B_0x0, VDDIO2RDY=B_0x0, VDDIO2VMEN=B_0x0, VDDIO2SV=B_0x0, AVMEN=B_0x0, USB33RDY=B_0x0, VDDIO3VMEN=B_0x0, USB33VMEN=B_0x0, VDDIO3SV=B_0x0, VDDIOVRSEL=B_0x0, USB33SV=B_0x0, VDDIO3RDY=B_0x0, VDDIO2VRSEL=B_0x0

Description

PWR supply voltage monitoring control register 3

Fields

VDDIO2VMEN

V less than sub>DDIO2 less than /sub>independent voltage monitor enable

0 (B_0x0): V less than sub>DDIO2 less than /sub> voltage monitor disabled

1 (B_0x1): V less than sub>DDIO2 less than /sub> voltage monitor enabled
VDDIO3VMEN

V less than sub>DDIO3 less than /sub>independent voltage monitor enable

0 (B_0x0): V less than sub>DDIO3 less than /sub> voltage monitor disabled

1 (B_0x1): V less than sub>DDIO3 less than /sub> voltage monitor enabled
USB33VMEN

V less than sub>DD33USB less than /sub>independent USB 33 voltage monitor enable.

0 (B_0x0): V less than sub>DD33USB less than /sub> voltage monitor disabled

1 (B_0x1): V less than sub>DD33USB less than /sub> voltage monitor enabled
AVMEN

V less than sub>DDA18ADC less than /sub>independent ADC voltage monitor enable

0 (B_0x0): V less than sub>DDA18ADC less than /sub> voltage monitor disabled

1 (B_0x1): V less than sub>DDA18ADC less than /sub> voltage monitor enabled
VDDIO2SV

V less than sub>DDIO2 less than /sub>independent supply valid.

0 (B_0x0): V less than sub>DDIO2 less than /sub> is not present. Logical and electrical isolation is applied to ignore this supply.

1 (B_0x1): V less than sub>DDIO2 less than /sub> is valid.
VDDIO3SV

V less than sub>DDIO3 less than /sub>independent supply valid

0 (B_0x0): V less than sub>DDIO3 less than /sub> is not present. Logical and electrical isolation is applied to ignore this supply.

1 (B_0x1): V less than sub>DDIO3 less than /sub> is valid.
USB33SV

V less than sub>DD33USB less than /sub>independent supply valid

0 (B_0x0): V less than sub>DD33USB less than /sub> is not present. Logical and electrical isolation is applied to ignore this supply.

1 (B_0x1): V less than sub>DD33USB less than /sub> is valid.
ASV

V less than sub>DDA18ADC less than /sub>independent supply valid

0 (B_0x0): V less than sub>DDA18ADC less than /sub> is not present. Logical and electrical isolation is applied to ignore this supply.

1 (B_0x1): V less than sub>DDA18ADC less than /sub> is valid.
VDDIO2RDY

V less than sub>DDIO2 less than /sub>ready

0 (B_0x0): V less than sub>DDIO2 less than /sub> is below the threshold of the VDDIO2 voltage monitor.

1 (B_0x1): V less than sub>DDIO2 less than /sub> is equal or above the threshold of the VDDIO2 voltage monitor.
VDDIO3RDY

V less than sub>DDIO3 less than /sub>ready

0 (B_0x0): V less than sub>DDIO3 less than /sub> is below the threshold of the VDDIO3 voltage monitor.

1 (B_0x1): V less than sub>DDIO3 less than /sub> is equal or above the threshold of the VDDIO3 voltage monitor.
USB33RDY

V less than sub>DD33USB less than /sub>ready

0 (B_0x0): V less than sub>DD33USB less than /sub> is below the threshold of the USB33 voltage monitor.

1 (B_0x1): V less than sub>DD33USB less than /sub> is equal or above the threshold of the USB33 voltage monitor.
ARDY

V less than sub>DDA18ADC less than /sub>ready

0 (B_0x0): V less than sub>DDA18ADC less than /sub> is below the threshold of the VDDA18ADC voltage monitor.

1 (B_0x1): V less than sub>DDA18ADC less than /sub> is equal or above the threshold of the VDDA18ADC voltage monitor.
VDDIOVRSEL

V less than sub>DD less than /sub> I/O voltage range selection

0 (B_0x0): 3v3 voltage range selected. If V less than sub>DD less than /sub> is in 1v8 range with this setting, I/Os work in degraded mode.

1 (B_0x1): 1v8 voltage range selected. HSLV_VDD option bit must be set to allow 1v8 voltage range operation. Setting this configuration while V less than sub>DD less than /sub> is in 3v3 range damages the device.
VDDIO2VRSEL

V less than sub>DDIO2 less than /sub> I/O voltage range selection

0 (B_0x0): 3v3 voltage range selected. If V less than sub>DDIO2 less than /sub> is in 1v8 range with this setting, I/Os work in degraded mode.

1 (B_0x1): 1v8 voltage range selected. HSLV_VDDIO2 option bit must be set to allow 1v8 voltage range operation. Setting this configuration while V less than sub>DDIO2 less than /sub> is in 3v3 range damages the device.
VDDIO3VRSEL

V less than sub>DDIO3 less than /sub> I/O voltage range selection

0 (B_0x0): 3v3 voltage range selected. If V less than sub>DDIO3 less than /sub> is in 1v8 range with this setting, I/Os work in degraded mode.

1 (B_0x1): 1v8 voltage range selected. HSLV_VDDIO3 option bit must be set to allow 1v8 voltage range operation. Setting this configuration while V less than sub>DDIO3 less than /sub> is in 3v3 range damages the device.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32