Regviz

stm32 /stm32n6 /STM32N645 /RCC /RCC_AHB4ENSR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_AHB4ENSR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_AHB4ENSR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (GPIOAENS)GPIOAENS 0 (GPIOBENS)GPIOBENS 0 (GPIOCENS)GPIOCENS 0 (GPIODENS)GPIODENS 0 (GPIOEENS)GPIOEENS 0 (GPIOFENS)GPIOFENS 0 (GPIOGENS)GPIOGENS 0 (GPIOHENS)GPIOHENS 0 (GPIONENS)GPIONENS 0 (GPIOOENS)GPIOOENS 0 (GPIOPENS)GPIOPENS 0 (GPIOQENS)GPIOQENS 0 (PWRENS)PWRENS 0 (CRCENS)CRCENS

Description

RCC AHB4 enable register

Fields

GPIOAENS

GPIOA enable
GPIOBENS

GPIOB enable
GPIOCENS

GPIOC enable
GPIODENS

GPIOD enable
GPIOEENS

GPIOE enable
GPIOFENS

GPIOF enable
GPIOGENS

GPIOG enable
GPIOHENS

GPIOH enable
GPIONENS

GPION enable
GPIOOENS

GPIOO enable
GPIOPENS

GPIOP enable
GPIOQENS

GPIOQ enable
PWRENS

PWR enable
CRCENS

CRC enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32