Regviz

stm32 /stm32n6 /STM32N645 /RCC /RCC_BUSLPENCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_BUSLPENCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_BUSLPENCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ACLKNLPENC)ACLKNLPENC 0 (ACLKNCLPENC)ACLKNCLPENC 0 (AHBMLPENC)AHBMLPENC 0 (AHB1LPENC)AHB1LPENC 0 (AHB2LPENC)AHB2LPENC 0 (AHB3LPENC)AHB3LPENC 0 (AHB4LPENC)AHB4LPENC 0 (AHB5LPENC)AHB5LPENC 0 (APB1LPENC)APB1LPENC 0 (APB2LPENC)APB2LPENC 0 (APB3LPENC)APB3LPENC 0 (APB4LPENC)APB4LPENC 0 (APB5LPENC)APB5LPENC

Description

RCC bus Sleep enable register

Fields

ACLKNLPENC

ACLKN sleep enable
ACLKNCLPENC

ACLKNC sleep enable
AHBMLPENC

AHBM sleep enable
AHB1LPENC

AHB1 sleep enable
AHB2LPENC

AHB2 sleep enable
AHB3LPENC

AHB3 sleep enable
AHB4LPENC

AHB4 sleep enable
AHB5LPENC

AHB5 sleep enable
APB1LPENC

APB1 sleep enable
APB2LPENC

APB2 sleep enable
APB3LPENC

APB3 sleep enable
APB4LPENC

APB4 sleep enable
APB5LPENC

APB5 sleep enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32