Regviz

stm32 /stm32n6 /STM32N645 /RCC /RCC_IC10CFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_IC10CFGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_IC10CFGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)IC10INT0 (B_0x0)IC10SEL

IC10SEL=B_0x0, IC10INT=B_0x0

Description

RCC IC10 configuration register

Fields

IC10INT

Divider IC10 integer division factor

0 (B_0x0): IC10 = pllx_ck (default after reset)

1 (B_0x1): IC10 = pllx_ck / 2

2 (B_0x2): IC10 = pllx_ck / 3

3 (B_0x3): IC10 = pllx_ck / 4

255 (B_0xFF): IC10 = pllx_ck / 256
IC10SEL

Divider IC10 Source Selection

0 (B_0x0): pll1_ck is selected

1 (B_0x1): pll2_ck is selected (default after reset)

2 (B_0x2): hsi_ck = hsi_osc_ck / 4

3 (B_0x3): hsi_ck = hsi_osc_ck / 8

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32