Regviz

stm32 /stm32n6 /STM32N645 /RCC /RCC_IC3CFGR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_IC3CFGR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_IC3CFGR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)IC3INT0 (B_0x0)IC3SEL

IC3SEL=B_0x0, IC3INT=B_0x0

Description

RCC IC3 configuration register

Fields

IC3INT

Divider IC3 integer division factor

0 (B_0x0): IC3 = pllx_ck (default after reset)

1 (B_0x1): IC3 = pllx_ck / 2

2 (B_0x2): IC3 = pllx_ck / 3

3 (B_0x3): IC3 = pllx_ck / 4

255 (B_0xFF): IC3 = pllx_ck / 256
IC3SEL

Divider IC3 Source Selection

0 (B_0x0): pll1_ck is selected (default after reset)

1 (B_0x1): pll2_ck is selected

2 (B_0x2): hsi_ck = hsi_osc_ck / 4

3 (B_0x3): hsi_ck = hsi_osc_ck / 8

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32