Regviz

stm32 /stm32n6 /STM32N645 /RTC /RTC_MISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RTC_MISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RTC/RTC_MISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALRAMF)ALRAMF 0 (ALRBMF)ALRBMF 0 (WUTMF)WUTMF 0 (TSMF)TSMF 0 (TSOVMF)TSOVMF 0 (ITSMF)ITSMF 0 (SSRUMF)SSRUMF

Description

RTC non-secure masked interrupt status register

Fields

ALRAMF

Alarm A masked flag
ALRBMF

Alarm B non-secure masked flag
WUTMF

Wake-up timer non-secure masked flag
TSMF

Timestamp non-secure masked flag
TSOVMF

Timestamp overflow non-secure masked flag
ITSMF

Internal timestamp non-secure masked flag
SSRUMF

SSR underflow non-secure masked flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32