Regviz

stm32 /stm32n6 /STM32N645 /SYSCFG /SYSCFG_BOOTCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYSCFG_BOOTCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/SYSCFG/SYSCFG_BOOTCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)BOOT0_PD 0 (B_0x0)BOOT1_PD

BOOT1_PD=B_0x0, BOOT0_PD=B_0x0

Description

SYSCFG boot pin control register

Fields

BOOT0_PD

BOOT0 pin pull-down disable

0 (B_0x0): Pull-down enabled. The BOOT0 pin can be left open and takes a value of 0 if open.

1 (B_0x1): Pull-down disabled. The BOOT0 pin must not be left open.
BOOT1_PD

BOOT1 pin pull-down disable

0 (B_0x0): Pull-down enabled. The BOOT1 pin can be left open and takes a value of 0 if open.

1 (B_0x1): Pull-down disabled. The BOOT1 pin must not be left open.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32