Regviz

stm32 /stm32n6 /STM32N645 /VENC /VENC_SWREG28

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as VENC_SWREG28

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/VENC/VENC_SWREG28#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SWREG_FIELD

Description

VENC encoder control register 10

Fields

SWREG_FIELD

H264 checkpoint 1-2 (all format mode)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32