Regviz

stm32 /stm32n6 /STM32N647 /RCC /RCC_MISCLPENCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as RCC_MISCLPENCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32n6/STM32N645/RCC/RCC_MISCLPENCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DBGLPENC)DBGLPENC 0 (XSPIPHYCOMPLPENC)XSPIPHYCOMPLPENC 0 (PERLPENC)PERLPENC

Description

RCC miscellaneous Sleep enable register

Fields

DBGLPENC

DBG sleep enable
XSPIPHYCOMPLPENC

XSPIPHYCOMP sleep enable
PERLPENC

PER sleep enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32