stm32 /stm32n6 /STM32N647 /SDMMC1 /SDMMC_DCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SDMMC_DCTRL

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)DTEN 0 (B_0x0)DTDIR 0 (B_0x0)DTMODE 0 (B_0x0)DBLOCKSIZE 0 (RWSTART)RWSTART 0 (B_0x0)RWSTOP 0 (B_0x0)RWMOD 0 (SDIOEN)SDIOEN 0 (B_0x0)BOOTACKEN 0 (B_0x0)FIFORST

FIFORST=B_0x0, DTMODE=B_0x0, BOOTACKEN=B_0x0, RWSTOP=B_0x0, RWMOD=B_0x0, DBLOCKSIZE=B_0x0, DTEN=B_0x0, DTDIR=B_0x0

Description

SDMMC data control register

Fields

DTEN

Data transfer enable bit

0 (B_0x0): Do not start data transfer without CPSM data transfer command.

1 (B_0x1): Start data transfer without CPSM data transfer command.

DTDIR

Data transfer direction selection

0 (B_0x0): From host to card.

1 (B_0x1): From card to host.

DTMODE

Data transfer mode selection

0 (B_0x0): Block data transfer ending on block count.

1 (B_0x1): SDIO multibyte data transfer.

2 (B_0x2): e MMC Stream data transfer. (WIDBUS must select 1-bit wide bus mode)

3 (B_0x3): Block data transfer ending with STOP_TRANSMISSION command (not to be used with DTEN initiated data transfers).

DBLOCKSIZE

Data block size

0 (B_0x0): Block length = 2less thansup>0less than/sup> = 1 byte

1 (B_0x1): Block length = 2less thansup>1less than/sup> = 2 bytes

2 (B_0x2): Block length = 2less thansup>2 less than/sup>= 4 bytes

3 (B_0x3): Block length = 2less thansup>3less than/sup> = 8 bytes

4 (B_0x4): Block length = 2less thansup>4less than/sup> = 16 bytes

5 (B_0x5): Block length = 2less thansup>5less than/sup> = 32 bytes

6 (B_0x6): Block length = 2less thansup>6less than/sup> = 64 bytes

7 (B_0x7): Block length = 2less thansup>7less than/sup> = 128 bytes

8 (B_0x8): Block length = 2less thansup>8less than/sup> = 256 bytes

9 (B_0x9): Block length = 2less thansup>9less than/sup> = 512 bytes

10 (B_0xA): Block length = 2less thansup>10less than/sup> = 1024 bytes

11 (B_0xB): Block length = 2less thansup>11less than/sup> = 2048 bytes

12 (B_0xC): Block length = 2less thansup>12less than/sup> = 4096 bytes

13 (B_0xD): Block length = 2less thansup>13less than/sup> = 8192 bytes

14 (B_0xE): Block length = 2less thansup>14less than/sup> = 16384 bytes

RWSTART

Read Wait start

RWSTOP

Read Wait stop

0 (B_0x0): No Read Wait stop.

1 (B_0x1): Enable for Read Wait stop when DPSM is in the R_W state.

RWMOD

Read Wait mode

0 (B_0x0): Read Wait control using SDMMC_D2

1 (B_0x1): Read Wait control stopping SDMMC_CK

SDIOEN

SD I/O interrupt enable functions

BOOTACKEN

Enable the reception of the boot acknowledgment

0 (B_0x0): Boot acknowledgment disabled, not expected to be received

1 (B_0x1): Boot acknowledgment enabled, expected to be received

FIFORST

FIFO reset, flushes any remaining data

0 (B_0x0): FIFO not affected.

1 (B_0x1): Flush any remaining data and reset the FIFO pointers. This bit is automatically cleared to 0 by hardware when DPSM gets inactive (DPSMACT = 0).

Links

()