stm32 /stm32n6 /STM32N657 /ETH /ETH_MTLTXQ1ECR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ETH_MTLTXQ1ECR

31282724232019161512118743000000000000000000000000000000000000000000 (AVALG)AVALG0 (CC)CC0 (B_0x0)SLC

SLC=B_0x0

Description

Tx queue 1 ETS control Register

Fields

AVALG

AV Algorithm

CC

Credit Control

SLC

Slot Count

0 (B_0x0): 1 Slot

1 (B_0x1): 2 Slots

2 (B_0x2): 4 Slots

3 (B_0x3): 8 Slots

4 (B_0x4): 16 Slots

Links

()