stm32 /stm32n6 /STM32N657 /PWR /PWR_SVMCR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWR_SVMCR2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)VDDIO5VMEN 0 (B_0x0)VDDIO5SV 0 (B_0x0)VDDIO5RDY 0 (B_0x0)VDDIO5VRSEL 0 (B_0x0)VDDIO5VRSTBY

VDDIO5VRSEL=B_0x0, VDDIO5SV=B_0x0, VDDIO5VMEN=B_0x0, VDDIO5RDY=B_0x0, VDDIO5VRSTBY=B_0x0

Description

PWR supply voltage monitoring control register 2

Fields

VDDIO5VMEN

Vless thansub>DDIO5 less than/sub>independent voltage monitor enable

0 (B_0x0): Vless thansub>DDIO5 less than/sub>voltage monitor disabled

1 (B_0x1): Vless thansub>DDIO5 less than/sub>voltage monitor enabled

VDDIO5SV

Vless thansub>DDIO5 less than/sub>independent supply valid

0 (B_0x0): Vless thansub>DDIO5less than/sub> is not present. Logical and electrical isolation is applied to ignore this supply.

1 (B_0x1): Vless thansub>DDIO5less than/sub> is valid.

VDDIO5RDY

Vless thansub>DDIO5 less than/sub>ready

0 (B_0x0): Vless thansub>DDIO5less than/sub> is below the threshold of the Vless thansub>DDIO5less than/sub> voltage monitor.

1 (B_0x1): Vless thansub>DDIO5less than/sub> is equal or above the threshold of the Vless thansub>DDIO5less than/sub> voltage monitor.

VDDIO5VRSEL

Vless thansub>DDIO5less than/sub> I/O voltage range selection

0 (B_0x0): 3v3 voltage range selected. If Vless thansub>DDIO5less than/sub> is in 1v8 range with this setting, I/Os work in degraded mode.

1 (B_0x1): 1v8 voltage range selected. HSLV_VDDIO5 option bit must be set to allow 1v8 voltage range operation. Setting this configuration while Vless thansub>DDIO5less than/sub> is in 3v3 range damages the device.

VDDIO5VRSTBY

Vless thansub>DDIO5less than/sub> I/O voltage range Standby mode

0 (B_0x0): VDDIO5VRSEL not retained in Standby mode

1 (B_0x1): VDDIO5VRSEL retained in Standby mod.

Links

()