stm32 /stm32u5 /STM32U535 /DCMI /MIS

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MIS

masked interrupt status register

FRAME_MIS	Capture complete masked interrupt status
OVR_MIS	Overrun masked interrupt status
ERR_MIS	Synchronization error masked interrupt status
VSYNC_MIS	VSYNC masked interrupt status
LINE_MIS	Line masked interrupt status

()