Regviz

stm32 /stm32u5 /STM32U535 /PWR /PWR_PUCRA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWR_PUCRA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32u5/STM32U535/PWR/PWR_PUCRA#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PU0)PU0 0 (PU1)PU1 0 (PU2)PU2 0 (PU3)PU3 0 (PU4)PU4 0 (PU5)PU5 0 (PU6)PU6 0 (PU7)PU7 0 (PU8)PU8 0 (PU9)PU9 0 (PU10)PU10 0 (PU11)PU11 0 (PU12)PU12 0 (PU13)PU13 0 (PU15)PU15

Description

PWR port A pull-up control register

Fields

PU0
PU1
PU2
PU3
PU4
PU5
PU6
PU7
PU8
PU9
PU10
PU11
PU12
PU13
PU15

Port A pull-up bit 15 When set, this bit activates the pull-up on PA15 when the APC bit is set in PWR_APCR. The pull-up is not activated if the corresponding PD15 bit is also set.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32