Regviz

stm32 /stm32u5 /STM32U535 /TIM15 /SMCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SMCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32u5/STM32U535/TIM15/SMCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SMS0TS_2_0 0 (MSM)MSM 0 (CC1DE)CC1DE 0 (SMS_3)SMS_3 0TS_4_3

Description

slave mode control register

Fields

SMS

Slave mode selection
TS_2_0

Trigger selection
MSM

Master/slave mode
CC1DE

Capture/Compare 1 DMA request enable
SMS_3

Slave mode selection
TS_4_3

Trigger selection

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32