Regviz

stm32 /stm32u5 /STM32U575 /DMA2D /IFCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IFCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32u5/STM32U575/DMA2D/IFCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CTEIF)CTEIF 0 (CTCIF)CTCIF 0 (CTWIF)CTWIF 0 (CAECIF)CAECIF 0 (CCTCIF)CCTCIF 0 (CCEIF)CCEIF

Description

interrupt flag clear register

Fields

CTEIF

Clear Transfer error interrupt flag
CTCIF

Clear transfer complete interrupt flag
CTWIF

Clear transfer watermark interrupt flag
CAECIF

Clear CLUT access error interrupt flag
CCTCIF

Clear CLUT transfer complete interrupt flag
CCEIF

Clear configuration error interrupt flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32