Regviz

stm32 /stm32u5 /STM32U575 /DMA2D /ISR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ISR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32u5/STM32U575/DMA2D/ISR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TEIF)TEIF 0 (TCIF)TCIF 0 (TWIF)TWIF 0 (CAEIF)CAEIF 0 (CTCIF)CTCIF 0 (CEIF)CEIF

Description

Interrupt Status Register

Fields

TEIF

Transfer error interrupt flag
TCIF

Transfer complete interrupt flag
TWIF

Transfer watermark interrupt flag
CAEIF

CLUT access error interrupt flag
CTCIF

CLUT transfer complete interrupt flag
CEIF

Configuration error interrupt flag

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32