stm32 /stm32u5 /STM32U575 /OTG_FS /HFIR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HFIR

31282724232019161512118743000000000000000000000000000000000000000000FRIVL0 (RLDCTRL)RLDCTRL

Description

This register stores the frame interval information for the current speed to which the OTG controller has enumerated.

Fields

FRIVL

FRIVL

RLDCTRL

RLDCTRL

Links

()