stm32 /stm32wb /STM32WB15_CM4 /DBGMCU /C2APB1FZR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as C2APB1FZR1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DBG_TIM2_STOP)DBG_TIM2_STOP 0 (DBG_RTC_STOP)DBG_RTC_STOP 0 (DBG_IWDG_STOP)DBG_IWDG_STOP 0 (DBG_I2C1_STOP)DBG_I2C1_STOP 0 (DBG_LPTIM1_STOP)DBG_LPTIM1_STOP

Description

APB1 Low Freeze Register CPU2

Fields

DBG_TIM2_STOP

LPTIM2 counter stopped when core is halted

DBG_RTC_STOP

RTC counter stopped when core is halted

DBG_IWDG_STOP

IWDG stopped when core is halted

DBG_I2C1_STOP

I2C1 SMBUS timeout stopped when core is halted

DBG_LPTIM1_STOP

LPTIM1 counter stopped when core is halted

Links

()