stm32 /stm32wb /STM32WB15_CM4 /TIM1 /OR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OR

DMA address for full transfer

TIM1_ETR_ADC1_RMP	TIM1_ETR_ADC1 remapping capability
TI1_RMP	Input Capture 1 remap

()