Regviz

stm32 /stm32wb /STM32WB35_CM4 /SAI1 /BIM

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BIM

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb/STM32WB35_CM4/SAI1/BIM#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OVRUDRIE)OVRUDRIE 0 (MUTEDET)MUTEDET 0 (WCKCFG)WCKCFG 0 (FREQIE)FREQIE 0 (CNRDYIE)CNRDYIE 0 (AFSDETIE)AFSDETIE 0 (LFSDETIE)LFSDETIE

Description

BInterrupt mask register

Fields

OVRUDRIE

Overrun/underrun interrupt enable
MUTEDET

Mute detection interrupt enable
WCKCFG

Wrong clock configuration interrupt enable
FREQIE

FIFO request interrupt enable
CNRDYIE

Codec not ready interrupt enable
AFSDETIE

Anticipated frame synchronization detection interrupt enable
LFSDETIE

Late frame synchronization detection interrupt enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32