Regviz

stm32 /stm32wb0 /STM32WB05 /RCC /APB0ENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB0ENR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB05/RCC/APB0ENR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (B_0x0)TIM2EN 0 (B_0x0)TIM16EN 0 (B_0x0)TIM17EN 0 (B_0x0)SYSCFGEN 0 (B_0x0)RTCEN 0 (B_0x0)WDGEN

SYSCFGEN=B_0x0, WDGEN=B_0x0, RTCEN=B_0x0, TIM17EN=B_0x0, TIM16EN=B_0x0, TIM2EN=B_0x0

Description

APB0ENR register

Fields

TIM2EN

TIM2: Advanced Timer clock enable Set and enable by software.

0 (B_0x0): does not enable

1 (B_0x1): enable
TIM16EN

TIM16 enable

0 (B_0x0): TIM16 IP is clock gated

1 (B_0x1): TIM16 IP is clocked
TIM17EN

TIM17 enable

0 (B_0x0): TIM17 IP is clock gated

1 (B_0x1): TIM17 IP is clocked
SYSCFGEN

SYSTEM CONFIG enable Set and enable by software.

0 (B_0x0): does not enable

1 (B_0x1): enable
RTCEN

RTC clock enable Set and enable by software. Reset source only for this field: PORESETn

0 (B_0x0): does not enable

1 (B_0x1): enable
WDGEN

Watchdog clock enable. Set and enable by software.

0 (B_0x0): does not enable

1 (B_0x1): enable

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32