Regviz

stm32 /stm32wb0 /STM32WB05 /RRM_REG /UDRA_IRQ_ENABLE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as UDRA_IRQ_ENABLE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB05/RRM_REG/UDRA_IRQ_ENABLE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RADIO_CFG_PTR_RELOADED)RADIO_CFG_PTR_RELOADED 0 (CMD_START)CMD_START 0 (CMD_END)CMD_END

Description

UDRA_IRQ_ENABLE register

Fields

RADIO_CFG_PTR_RELOADED

UDRA interrupt enable (reload radio config pointer)
CMD_START

UDRA interrupt enable (command start)
CMD_END

UDRA interrupt enable (command end)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32