Regviz

stm32 /stm32wb0 /STM32WB05 /SYSTEM_CTRL /PWRC_IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PWRC_IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB05/SYSTEM_CTRL/PWRC_IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (BORH_IE)BORH_IE 0 (PVD_IE)PVD_IE 0 (WKUP_IE)WKUP_IE

Description

PWRC_IER register

Fields

BORH_IE

BORH_IE: BORH interrupt enable. 0: BORH interrupt is disabled. 1: BORH interrupt is enabled.
PVD_IE

PVD_IE: Programmable Voltage Detector interrupt enable. 0: PVD interrupt is disabled. 1: PVD interrupt is enabled.
WKUP_IE

WKUP_IE: Power Controller Wakeup event interrupt enable. 0: Interrupt on wakeup event seen by the PWRC is disabled. 1: Interrupt on wakeup event seen by the PWRC is enabled.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32