Regviz

stm32 /stm32wb0 /STM32WB06 /RADIO /SYNTHCAL0_DIG_ENG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SYNTHCAL0_DIG_ENG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB07/RADIO/SYNTHCAL0_DIG_ENG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SYNTHCAL_DEBUG_BUS_SEL 0SYNTH_IF_FREQ_CAL

Description

SYNTHCAL0_DIG_ENG register

Fields

SYNTHCAL_DEBUG_BUS_SEL

for Debug purpose
SYNTH_IF_FREQ_CAL

Define the frequency applied on the PLL during calibration phase

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32