Regviz

stm32 /stm32wb0 /STM32WB07 /SYSTEM_CTRL /BLERXTX_DTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BLERXTX_DTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB06/SYSTEM_CTRL/BLERXTX_DTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TX_DT)TX_DT 0 (RX_DT)RX_DT

Description

BLERXTX_DTR register

Fields

TX_DT

TX_DT: detection type on TX_SEQUENCE signal: 0: detection on edge (default). 1: detection on level
RX_DT

RX_DT: detection type on RX_SEQUENCE signal: 0: detection on edge (default). 1: detection on level

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32