Cut and paste this URL to share the unmodified register and value:
https://regviz.com/r/stm32/stm32wb0/STM32WB06/TIM1/AF1#0x0
AF1 register
BRK BKIN input enable
BRK COMP1 enable
BRK COMP2 enable
BRK BKIN input polarity
BRK COMP1 input polarity
BRK COMP2 input polarity
https://github.com/modm-io/cmsis-svd-stm32