Regviz

stm32 /stm32wb0 /STM32WB09 /TRNG /TRNG_OSCS_CR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TRNG_OSCS_CR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wb0/STM32WB09/TRNG/TRNG_OSCS_CR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0PWRD10PWRD20PWRD30 (SYNC_OSCS)SYNC_OSCS

Description

TRNG_OSCS_CR register

Fields

PWRD1

Power down of individual oscillators in triple-oscillator block number 1
PWRD2

Power down of individual oscillators in triple-oscillator block number 2
PWRD3

Power down of individual oscillators in triple-oscillator block number 3
SYNC_OSCS

When set, selection of resynchronized output of oscillators.

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32