GTZC1_TZSC_PRIVCFGR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTZC1_TZSC_PRIVCFGR2

LPTIM1PRIV=B_0x0, TIM1PRIV=B_0x0, USART1PRIV=B_0x0, LPUART1PRIV=B_0x0, ADC4PRIV=B_0x0, I2C3PRIV=B_0x0, TIM17PRIV=B_0x0, SPI3PRIV=B_0x0, COMPPRIV=B_0x0, TIM16PRIV=B_0x0, SPI1PRIV=B_0x0

Description

GTZC1 TZSC privilege configuration register 2

Fields

TIM1PRIV	privileged access mode for TIM1 0 (B_0x0): unprivileged 1 (B_0x1): privileged
SPI1PRIV	privileged access mode for SPI1PRIV 0 (B_0x0): unprivileged 1 (B_0x1): privileged
USART1PRIV	privileged access mode for USART1 0 (B_0x0): unprivileged 1 (B_0x1): privileged
TIM16PRIV	privileged access mode for TIM16 0 (B_0x0): unprivileged 1 (B_0x1): privileged
TIM17PRIV	privileged access mode for TIM17 0 (B_0x0): unprivileged 1 (B_0x1): privileged
SPI3PRIV	privileged access mode for SPI3 0 (B_0x0): unprivileged 1 (B_0x1): privileged
LPUART1PRIV	privileged access mode for LPUART1 0 (B_0x0): unprivileged 1 (B_0x1): privileged
I2C3PRIV	privileged access mode for I2C3 0 (B_0x0): unprivileged 1 (B_0x1): privileged
LPTIM1PRIV	privileged access mode for LPTIM1 0 (B_0x0): unprivileged 1 (B_0x1): privileged
COMPPRIV	privileged access mode for COMP Note that bit 23 is reserved on sales type STM32WBA52. 0 (B_0x0): unprivileged 1 (B_0x1): privileged
ADC4PRIV	privileged access mode for ADC4 0 (B_0x0): unprivileged 1 (B_0x1): privileged

Links

()