Regviz

stm32 /stm32wba5 /STM32WBA55 /GTZC1_TZIC /GTZC1_TZIC_FCR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GTZC1_TZIC_FCR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wba5/STM32WBA52/GTZC1_TZIC/GTZC1_TZIC_FCR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CTIM2F)CTIM2F 0 (CTIM3F)CTIM3F 0 (CWWDGF)CWWDGF 0 (CIWDGF)CIWDGF 0 (CUSART2F)CUSART2F 0 (CI2C1F)CI2C1F 0 (CLPTIM2F)CLPTIM2F

Description

TZIC flag clear register 1

Fields

CTIM2F

clear the illegal access flag for TIM2
CTIM3F

clear the illegal access flag for TIM3
CWWDGF

clear the illegal access flag for WWDG
CIWDGF

clear the illegal access flag for IWDG
CUSART2F

clear the illegal access flag for USART2
CI2C1F

clear the illegal access flag for I2C1
CLPTIM2F

clear the illegal access flag for LPTIM2

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32