Regviz

stm32 /stm32wl /STM32WL5x_CM0P /GPIOH /ODR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ODR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM4/GPIOH/ODR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ODR3)ODR3

Description

GPIO port output data register

Fields

ODR3

Port output data (y = 0…15)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32