Regviz

stm32 /stm32wl /STM32WL5x_CM0P /GPIOH /OSPEEDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OSPEEDR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WLE5_CM4/GPIOH/OSPEEDR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0OSPEEDR3

Description

GPIO port output speed register

Fields

OSPEEDR3

Port x configuration bits (y = 0…15)

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32