Regviz

stm32 /stm32wl /STM32WL5x_CM0P /PWR /CR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/PWR/CR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0LPMS0 (SUBGHZSPINSSSEL)SUBGHZSPINSSSEL 0 (FPDR)FPDR 0 (FPDS)FPDS 0 (DBP)DBP 0VOS0 (LPR)LPR

Description

Power control register 1

Fields

LPMS

Low-power mode selection for CPU1
SUBGHZSPINSSSEL

sub-GHz SPI NSS source select
FPDR

Flash memory power down mode during LPRun for CPU1
FPDS

Flash memory power down mode during LPSleep for CPU1
DBP

Disable backup domain write protection
VOS

Voltage scaling range selection
LPR

Low-power run

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32