Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
APB1 peripheral clocks enable in Sleep mode register 2
Fields
| LPUART1SMEN | Low power UART 1 clock enable during CPU1 Csleep and CStop modes.
|
| LPTIM2SMEN | Low power timer 2 clock enable during CPU1 Csleep and CStop modes
|
| LPTIM3SMEN | Low power timer 3 clock enable during CPU1 Csleep and CStop modes
|
Links
(
)