Regviz

stm32 /stm32wl /STM32WL5x_CM0P /RCC /APB3RSTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as APB3RSTR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/RCC/APB3RSTR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (SUBGHZSPIRST)SUBGHZSPIRST

Description

APB3 peripheral reset register

Fields

SUBGHZSPIRST

Sub-GHz radio SPI reset

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32