C2APB3SMENR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as C2APB3SMENR

CPU2 APB3 peripheral clock enable in Sleep mode register [dual core device only]

SUBGHZSPISMEN

sub-GHz radio SPI clock enable during CPU2 CSleep and CStop modes

()