Regviz

stm32 /stm32wl /STM32WL5x_CM0P /SYSCFG /C2IMR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as C2IMR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/SYSCFG/C2IMR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DMA1CH1IM)DMA1CH1IM 0 (DMA1CH2IM)DMA1CH2IM 0 (DMA1CH3IM)DMA1CH3IM 0 (DMA1CH4IM)DMA1CH4IM 0 (DMA1CH5IM)DMA1CH5IM 0 (DMA1CH6IM)DMA1CH6IM 0 (DMA1CH7IM)DMA1CH7IM 0 (DMA2CH1IM)DMA2CH1IM 0 (DMA2CH2IM)DMA2CH2IM 0 (DMA2CH3IM)DMA2CH3IM 0 (DMA2CH4IM)DMA2CH4IM 0 (DMA2CH5IM)DMA2CH5IM 0 (DMA2CH6IM)DMA2CH6IM 0 (DMA2CH7IM)DMA2CH7IM 0 (DMAMUX1IM)DMAMUX1IM 0 (PVM3IM)PVM3IM 0 (PVDIM)PVDIM

Description

SYSCFG CPU2 interrupt mask register 2

Fields

DMA1CH1IM

DMA1CH1IM
DMA1CH2IM

DMA1CH2IM
DMA1CH3IM

DMA1CH3IM
DMA1CH4IM

DMA1CH4IM
DMA1CH5IM

DMA1CH5IM
DMA1CH6IM

DMA1CH6IM
DMA1CH7IM

DMA1CH7IM
DMA2CH1IM

DMA2CH1IM
DMA2CH2IM

DMA2CH2IM
DMA2CH3IM

DMA2CH3IM
DMA2CH4IM

DMA2CH4IM
DMA2CH5IM

DMA2CH5IM
DMA2CH6IM

DMA2CH6IM
DMA2CH7IM

DMA2CH7IM
DMAMUX1IM

DMAMUX1IM
PVM3IM

PVM3IM
PVDIM

PVDIM

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32