Regviz

stm32 /stm32wl /STM32WL5x_CM0P /SYSCFG /IMR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IMR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/SYSCFG/IMR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PVM3IM)PVM3IM 0 (PVDIM)PVDIM

Description

SYSCFG CPU1 interrupt mask register 2

Fields

PVM3IM

PVM3IM
PVDIM

PVDIM

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32