Regviz

stm32 /stm32wl /STM32WL5x_CM0P /SYSCFG_continue /IMR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IMR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM0P/SYSCFG_continue/IMR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PVM3IM)PVM3IM 0 (PVDIM)PVDIM

Description

IMR2

Fields

PVM3IM

Peripheral xxx interrupt mask to CPU1
PVDIM

Peripheral xxx interrupt mask to CPU1

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32