stm32 /stm32wl /STM32WL5x_CM4 /DBGMCU /C2APB2FZR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as C2APB2FZR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DBG_TIM1_STOP)DBG_TIM1_STOP 0 (DBG_TIM16_STOP)DBG_TIM16_STOP 0 (DBG_TIM17_STOP)DBG_TIM17_STOP

Description

DBGMCU CPU2 APB2 Peripheral Freeze Register [dual core device

Fields

DBG_TIM1_STOP

DBG_TIM1_STOP

DBG_TIM16_STOP

DBG_TIM16_STOP

DBG_TIM17_STOP

DBG_TIM17_STOP

Links

()