Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
CPU2 APB3 peripheral clock enable register [dual core device only]
Fields
| SUBGHZSPIEN | CPU2 sub-GHz radio SPI clock enable
|
Links
(
)