Regviz

stm32 /stm32wl /STM32WL5x_CM4 /TIM1 /OR1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OR1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/stm32/stm32wl/STM32WL5x_CM4/TIM1/OR1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TIM1_ETR_ADC1_RMP 0 (TI1_RMP)TI1_RMP

Description

option register 1

Fields

TIM1_ETR_ADC1_RMP

TIM1_ETR_ADC1 remapping capability
TI1_RMP

Input Capture 1 remap

Links

()

Register Reference

https://github.com/modm-io/cmsis-svd-stm32